IMPLEMENT REED SOLOMON ENCODER/ DECODERUSING SPARTAN FPGA

نویسندگان

چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of Reed Solomon Encoder on FPGA

Error correcting codes are used for detection and correction of errors in digital communication system. Error correcting coding is based on appending of redundancy to the information message according to a prescribed algorithm. Reed Solomon codes are part of channel coding and withstand the effect of noise, interference and fading. Galois field arithmetic is used for encoding and decoding reed ...

متن کامل

Study of Reed Solomon Encoder

Reed Solomon codes are very efficient and can with stand the effect of various channel impairments such as noise, interference and fading. The structure of simple LFSR type encoder is complex. Its complexity can be reduced by reducing the complexity of GF(2 m ) field multipliers. Different methods of reducing complexity were studied in this paper.

متن کامل

Implementation of Reed Solomon Encoder

This paper presents an implementation of reed Solomon encoder using GF(2) multiplier. Register sharing systolic structure are used to implement this GF(2) to reduce the area and time delay. This technique reduces the register requirement in systolic structure and also reduces the latency.

متن کامل

FPGA Implementation of Reed-Solomon Encoder and Decoder for Wireless Network 802.16

A new class of cyclic codes that is Reed-Solomon codes are discussed for IEEE 802.16 wireless networks. Reed-Solomon codes are used for the error detection and correction in communication systems. This is important in information theory and coding to correct burst errors. Here Reed-Solomon code for wireless network 802.16 is synthesized using VHDL on Xilinx and simulated on ISE simulator. The R...

متن کامل

A VLSl Single Chip (255,223) Reed-Solomon Encoder With lnterleaver

This article presents a description of a single-chip implementation o f a Reed-Solomon encoder with interleaving capability. The code used was adapted by the CCSDS (Consulative Committee on Space Data Systems). It forms the outer code of the NASA standard concatenated coding system which includes a convolutional inner code of rate 112 and constraint length 7. The architecture, leading to this s...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of Research in Engineering and Applied Sciences

سال: 2016

ISSN: 2456-6411,2456-6403

DOI: 10.46565/jreas.2016.v01i04.008